The miniaturization and three dimensional die stacking in advanced microelectronic packages poses a big challenge to their non-destructive evaluation by acoustic micro imaging.
Introduction
With the miniaturization of electronic devices, the solder bump pitches are increasingly dense with diameters as small as 30µm and decreasing. Moreover, many electronic devices are used in hostile environments. For example, in automobiles, electronic control units deal with vast temperature differences and constant vibrations. This brings into question the structural reliability of such devices [1] . According to Wunderle [2] , up 65% of failures are thermo-mechanically related. Accelerated environment testing offers a way to evaluate the lifetime of such devices [3] . During thermal cycling, a crack will initiate in the solder bump and propagate through the solder bump structure, eventually resulting in an electrical discontinuity. It is observed that this particular failure mode usually occurs close to the silicon die to bump interface for the flip chip packages. To determine the crack size quantitatively in between thermally cycles, destructive evaluation on the sample often has to use in industry where a cross section will be cut, polished and optically examined.
Acoustic micro imaging (AMI) is effective at detecting discontinuities inside a test sample, which makes it ideal of non destructive evaluation of solder bump discontinuities [4] [5] [6] [7] . Edge effect [8] is a physical phenomenon in acoustic imaging of microelectronic packages where sample edges scatter acoustic energy leading to dark annular regions around the solder bump. This is clearly seen from the ultrasonic C-scan images shown in Figure 1 . The ultrasonic Cscan images in Figure 1 were produced from the detection of two flip-chip packages soldered on a PCB board [3] using a 230MHz focusing transducer and gating at the silicon die-solder bump interface. The images labelled as A0 and B0 were obtained before thermal cycling while A40 and B40 were obtained after thermal cycling for 40 thermal cycles. The flip-chip packages contained 109 solder joints. From Figure 1 , it can be seen that the area and intensity the bright spot at a solder bump inner region increases after thermal cycling. This is due to that thermal cycling causes crack initiation and propagation at the silicon die-solder bump interface. With a larger acoustic impedance mismatch caused by cracks, most of the incident signals are reflected back to the transducer and consequently produce higher intensities.
However, how to non-destructively evaluate the crack size is a big challenge due to the limited resolution of acoustic imaging and the existing of edge effect. In this paper, a crack propagation characterization method is proposed, which is achieved through exploiting the relationship of the edge effect and the crack size. 
Finite element modelling for acoustic micro imaging of microelectronic packages
Finite element modelling for acoustic micro imaging of microelectronic packages was carried out in our previous research to investigate the acoustic wave propagation inside a package and the generation mechanism of edge effect [8, 9] 
Characterization of crack propagation through analysis of edge effect
Error! Reference source not found.4(a) shows a simulated B-scan image. Since the solder bump structure is symmetrical, only half of the flip-chip show in Figure 2 is scanned and shown in Figure 4 Figure 4 (a) at the interface between 40ns to 60ns.
Using the finite elemental modelling described above, a number of simulations were carried out to monitor the crack propagation by the resultant B-scan images. C-Line plots were then obtained from these simulated B-scan images for the silicon die-solder bump interface. Figure 5 shows the C-Line plots for different size of cracks. The initial crack is set as 25µm as shown in Figure 3 (a). The crack propagates into the centre of the solder bump underneath the UBM at an increment of 2.5µm.
To quantitatively characterise the severity of the edge effect from these C-Line plots, a key feature of Dip-Y is extracted from each C-Line plot. The Dip-Y is a feature used to characterise the intensity of the dark ring of the solder joint C-scan image as shown in Figure   1 . From Figure 5a , it can be seen that at the centre of the solder bump, the C-Line plot has a relatively flat profile. This flat region has been named as the cap as shown in Figure 5a . This was followed by a trough which is caused by the edge effect. The peak intensity of the trough, i.e., the minimum intensity in the C-line plot is defined as Dip-Y as illustrated in Figure 5b . From Figure 5a , it can be seen that as the crack becomes bigger, the Dip-Y value increases, i.e., the trough becomes shallower. 
Experimental verification
The experimental verification is based on our previous experimental data obtained in the study on through-life monitoring of solder joints using acoustic micro imaging [2] . A multipurpose test board was designed to enable reliability experiments to be undertaken to study the performance of various IC, PCB and solder configurations. An organic FR4 board containing 14 flip chips spread over both sides of the board was used in the tests. The flip chips contained 109 solder joints of 125μm height, 140μm diameter positioned in a staggered fashion at the periphery of the package. The silicon die thickness is 725μm and the die size is 3948μm × 8898μm. Accelerated thermal cycling (ATC) testing was carried out on these test samples.
Before the start of the ATC testing, AMI imaging and X-ray imaging were performed on the flip chips. The initial inspection confirmed that no cracks were generated during assembly and provided datum points for future comparison. Parameters obtained from this image were used as reference features to represent a healthy joint. Then, the board was subjected to thermal cycling testing. The testing was performed for a total period of 96 thermal cycles after which time most of the solder joints had failed due to thermal fatigue loading. At each 8 cycle intervals, the board was removed from the chamber to investigate its integrity using acoustic imaging with a 230MHz focusing transducer and X-ray imaging. The ultrasonic Cscan images were acquired by gating to silicon die-solder joint interface. More details for sample preparation and experimental procedure can be found in ref. [2] . In [2] and [3] , a few methods based on the image processing techniques were proposed to monitor the crack propagation for through-life monitoring of solder joints. Figure 9 shows the C-Line plots obtained from the C-scan images of a solder joint before and during the ATC testing. The C-Line plots were extracted along the X-axis as illustrated in Figure 8 (a). Due to a lack of reference point in the image acquisition, the C-Line plots are unaligned. This is done in this paper by manually aligning the C-line plots along the rise transition. The rise transition describes the positive gradient caused by high reflections. This occurs when the transducer is positioned over the silicon die-water interface. In Figure , this is observed between 110µm and 150µm. Under the assumption that the solder bump is symmetrical, the C-Lines in Figure 9 are halved by discarding the left side of 0µm to 80µm for the purpose of comparison to the simulated results in Figure 5 . Thus, the aligned C-Line plots are presented in Figure 10 . Note that 0µm on the lateral axis in Figure 10 represents the centre of the solder bump.
Similar to the simulated C-Line plots, the Dip-Y feature can be directly obtained from the experimental C-Lines shown in Figure 10 . The relationship of the Dip-Y against the number of thermal cycles is plotted in Figure 11 . Notice that the number of thermal cycles is an indicator to the crack size. A line obtained through curve fitting is plotted in Figure 11 as well. From Figures 6 and 11 , it can be seen that the Dip-X is a suitable feature to characterize the crack size and crack propagation. 
Discussions
In this paper, a feature Dip-Y is extracted from the C-line plots to characterize crack propagation. Advanced techniques to compute the proposed the feature is expected.
Moreover, more features could be extracted from the C-Line plots to detect defects and monitor crack propagation in the future, and fusion of all the extracted features could further improve the monitoring accuracy of crack propagation. For example, the Cap-X illustrated in Figure 5b is a potential feature to characterise the gradual expansion of the bright central region of the solder joint C-scan image as shown in Figure 1 . The Cap-X value can be defined as the width from the centre of the solder bump, i.e., zero X-axis position in Figure   5a to the lateral position of the Dip point as illustrated in Figure 5b . Since significant acoustic energy being reflected by the crack as the crack propagates, the Cap-X should decrease across the crack propagation.
Due to the limited pixels of the solder joint in the both the simulated and experimental Cscan images, the extraction of the Cap-X feature is not accurate. Therefore, the results are not presented in this paper. This issue can be tackled by acquiring the solder joint C-scan images using a small scanning step size in future experiment and simulation.
For the extraction of C-Lines from the experimental C-scan images, averaging all the possible C-Lines rather than extracting the C-Line from a single cross-section of a C-scan image will improve the quality of the C-Lines. More advanced data processing techniques for alignment of the experimental C-Lines will also benefit the proposed crack propagation characterization technique.
Reducing the interval of acoustic micro imaging inspection during the ATC testing, for example carrying out an AMI inspection for every thermal cycle, will help us build a more accurate relationship between the extracted features and the crack size, particularly benefiting the monitoring of early crack propagation because of the non-linear effect of crack propagation versus the number of thermal cycles as seen in Figures 6 and 11 .
From the destructive failure analysis experimental results in our previous study [2] , it showed that crack initiations usually originate from the outer parameter of the solder bump [2] which is the focus of this study. Other types of defects like voids and on rare occasions, the cracks initiated from the centre of the solder bump needs further study in the future.
Conclusions
In this paper, a crack propagation characterization technique has been proposed for non- 
